



Rayleigh_SLS

Schematics Document

<Core Design>


		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Cover Page			
Size A	Document Number Rayleigh_SLS		Rev SA
Date: Wednesday, August 12, 2015	Sheet 1	of 1	105

Project code :
PCB P/N :
Revision :



SSID = CPU


JJ 20150205 REVERSE PEG BUS



<Core Design>

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title			
CPU (PCIe/DMI/FDI)			
Size Custom	Document Number		Rev
	Rayleigh_SLS		SA
Date:	Wednesday, August 12, 2015	Sheet 3 of	105



<Core Design>


緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		CPU_DDR_CHA	
Size	Document Number	Rayleigh_SLS	
A3		SA	
Date:	Wednesday, August 12, 2015	Sheet	4 of 105



AROUND_CPU





SSID = CPU



18 PCH_CPU_BCLK_DP >>>
18 PCH_CPU_BCLK_DN >>>
18 PCH_CPU_P0BCLK_R_DP >>>
18 PCH_CPU_P0BCLK_R_DN >>>
18 PCH_CPU_NSSC_CLK_DP >>>
18 PCH_CPU_NSSC_CLK_DN >>>

46 VIDALERT#_CPU
46 VDSCK_CPU
46 VDSOUT_CPU
24,44,46 PROCHOT#_CPU

17,89 H_PWRGD
16 PLTRST#
16 H_PM_SYNC
16 H_PM_DOWN
16 PCH_PECI
16 H_THERMTRIP#



PEG Static Lane Reversal	
CFG2	1: Normal Operation: Lane # definition matches socket pin map definition 0: Lane Reversed

eDP Enable	
CFG4	1: Disable 0: Enable

PEG Training	
CFG7	1: (default) PEG Train immediately following RESET# de assertion. 0 = PEG Wait for BIOS for training.



PCIe Port Bifurcation Straps	
CFG[6:5]	11: x16 - Device 1 functions 1 and 2 disabled 10: x8, x8 - Device 1 function 1 enabled / function 2 disabled 01: Reserved - (Device 1 function 1 disabled / function 2 enabled) 00: x8, x4, x4 - Device 1 functions 1 and 2 enabled




Table 6-8. Reset and Miscellaneous Signals

Signal Name	Description	Dir.	Buffer Type	Link Type	Availability
CFG[19:0]	<p>Configuration Signals: The CFG signals have a default value of "1" if not terminated on the board. Refer to the appropriate platform design guide for pull-down recommendations when a logic low is desired.</p> <p>Intel recommends placing test points on the board for CFG pins.</p> <ul style="list-style-type: none"> • CFG[0]: Stall reset sequence after PCU PLL lock until de-asserted: <ul style="list-style-type: none"> - 1 = (Default) Normal Operation; No stall. - 0 = Stall. • CFG[1]: Reserved configuration lane. • CFG[2]: PCI Express* Static x16 Lane Numbering Reversal. <ul style="list-style-type: none"> - 1 = Normal operation - 0 = Lane numbers reversed. • CFG[3]: Reserved configuration lane. • CFG[4]: eDP enable: <ul style="list-style-type: none"> - 1 = Disabled. - 0 = Enabled. • CFG[5]: PCI Express* Bifurcation <ul style="list-style-type: none"> - 00 = 1 x8, 2 x4 PCI Express* - 01 = reserved - 10 = 2 x8 PCI Express* - 11 = 1 x16 PCI Express* • CFG[7]: PEG Trapping: <ul style="list-style-type: none"> - 1 = (default) PEG Train immediately following RESET# de assertion. - 0 = PEG Wait for BIOS for training. • CFG[19:8]: Reserved configuration lanes. 	I/O	GTL	SE	All processor lines. CFG[2], CFG[6-5] and CFG[7] are relevant for H and S-processor line only and test point may be placed on the board for them.


Processor Internal Pull-Up / Pull-Down Terminations

Processor Internal Pull-Up / Pull-Down Terminations

Signal Name	Pull Up/Pull Down	Rail	Value
BPM[3:0]	Pull Up	VCC _{IO}	16-60 Ω
PREQ#	Pull Up	VCC _{ST}	3 kΩ
PROC_TDI	Pull Up	VCC _{ST} ¹	3 kΩ
PROC_TMS	Pull Up	VCC _{ST} ¹	3 kΩ
CFG[19:0]	Pull Up	VCC _{IO}	3 kΩ

Note:
1. For SKL-S it should be VCC_{ST}

SSID = CPU












<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			
CPU_POWER2(ASIC Power Bolck)			
Size A3	Document Number		Rev
	Rayleigh_SLS		SA
Date:	Wednesday, August 12, 2015	Sheet 8 of	105

<http://sualaptop365.edu.vn>





JJ 20150130



Decoupling Requirements for SKL H Processor (Sheet 2 of 2)

Domain	Board Edge cap	Backside cap	Notes
VDDQ	6x 47uF 0805	8x 22uF 0603	
		35x 10uF 0402	
		68x 1uF 0201	
VDDTS	8x 22uF 0603	4x 10uF 0402	
		12x 1uF 0201	
VDDSA	1x 47uF 0805	1x 47uF 0805	
		7x 10uF 0402	
		3x 1uF 0201	
VDDSG		4x 22uF 0603	Share supply with DRAM
VDDQ		10x 10uF 0402	
VDDQC		1x 10uF 0402	
VCCIO	2x 47uF 0805	3x 10uF 0402	VR: +/-5% or +/-50mV Place close to VR output
VCCST		1x 1uF 0201	
VCCSTG		1x 1uF 0201	Share supply with 1.0V PCH rail
VCCPLL		1x 1uF 0201	
VCCPLL_OC		2x 1uF 0201	Supply from 1.2V VDDQ
VCCORC		10x 10uF 0402	VR: +/-5% or +/-50mV
VCCPPRO		3x 10uF 0402	VR: +/-5% or +/-50mV

<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title	010 CPU (Power CAP1)		
Size A3	Document Number	Rayleigh_SLS	Rev SA
Date: Wednesday, August 12, 2015	Sheet 10	of	105



<Core Design>

Wistron Confidential document. Anyone can not
Duplicate, Modify, Forward or any other purpose
application without get Wistron permission


緯創資通


Wistron Corporation


21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

CPU (Power CAP2)

Title	Size	Document Number	Rev
	A4	Rayleigh_SLS	SA
Date: Wednesday, August 12, 2015		Sheet 11 of 105	







<Core Design>

緯創資通		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title PCH GPP1			
Size A4	Document Number Rayleigh SLS		Rev SA
Date: Wednesday, August 12, 2015		Sheet 14	of 105

SSID = PCH



USB Table

Pair	Device
1	USB3.0 Port 1(USB2.0) Charger
2	USB3.0 Port 2(USB2.0)
3	
4	
5	USB2.0
6	
7	Bluetooth
8	Touch Screen
9	CCD
10	Card reader
11	Finger Printer
12	
13	
14	

<Core Design>

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			
PCH PCIE DMI USB			
Size A3	Document Number		Rev
	Rayleigh SLS		SA
Date:	Wednesday, August 12, 2015	Sheet 15 of	105

SSID = PCH

PCH1C

3 OF 12

AV2
AV3
AW2
CL_CLK
CL_DATA
CL_RST#

CLINK

SPL PCH-H

PCIE9_RXN/SATA0A_RXN
PCIE9_RXP/SATA0A_RXP
PCIE9_TXN/SATA0A_TXN
PCIE9_TXP/SATA0A_TXP

G31
H31
C31
B31

<< SATA_RX_PCH_N0 63
<< SATA_RX_PCH_P0 63
<< SATA_TX_PCH_N0 63
<< SATA_TX_PCH_P0 63

MSATA

PCIE10_RXN/SATA1A_RXN
PCIE10_RXP/SATA1A_RXP
PCIE10_TXN/SATA1A_TXN
PCIE10_TXP/SATA1A_TXP

G29
E29
C32
B32

<< PCIE_RX_PCH_N10 63
<< PCIE_RX_PCH_P10 63
<< PCIE_TX_PCH_N10 63
<< PCIE_TX_PCH_P10 63

PCIE15_RXN/SATA2_RXN
PCIE15_RXP/SATA2_RXP
PCIE15_TXN/SATA2_TXN
PCIE15_TXP/SATA2_TXP

F41
E41
B39
A39

<< SATA_RX_CPU_N2 60
<< SATA_RX_CPU_P2 60
<< SATA_TX_CPU_N2 60
<< SATA_TX_CPU_P2 60

HDD

PCIE16_RXN/SATA3_RXN
PCIE16_RXP/SATA3_RXP
PCIE16_TXN/SATA3_TXN
PCIE16_TXP/SATA3_TXP

D43
E42
A41
A40

PCIE17_RXN/SATA4_RXN
PCIE17_RXP/SATA4_RXP
PCIE17_TXN/SATA4_TXN
PCIE17_TXP/SATA4_TXP


H42
H40
E45
F45

PCIE18_RXN/SATA5_RXN
PCIE18_RXP/SATA5_RXP
PCIE18_TXN/SATA5_TXN
PCIE18_TXP/SATA5_TXP

K37
G37
G45
G44

GPP_E8/SATALED#

AD44
AG36
AG35
AG39
AD35
AD31
AD38
AC43
AB44



HOST

GPP_F21/EDP_BKLTCTL
GPP_F20/EDP_BKLTEN
GPP_F19/EDP_VDDEN

W36
W35
W42

<< eDP_BKLTCTL_CPU 55
<< eDP_BLEN_CPU 24
<< eDP_VDDEN_CPU 55


eDP

THERMTRIP#

AJ3
AL3
AJ4
AK2
AH2

PCH_THERMTRIP#

<< PCH_PECI 6
<< H_PM_SYNC 6
<< PLTRST# 6
<< H_PM_DOWN 6



R44
R43
U39
N42
GPP_G8/FAN_PWM_0
GPP_G9/FAN_PWM_1
GPP_G10/FAN_PWM_2
GPP_G11/FAN_PWM_3

FAN

U43
U42
U41
M44
GPP_G0/FAN_TACH_0
GPP_G1/FAN_TACH_1
GPP_G2/FAN_TACH_2
GPP_G3/FAN_TACH_3

U36
P44
T45
T44
GPP_G4/FAN_TACH_4
GPP_G5/FAN_TACH_5
GPP_G6/FAN_TACH_6
GPP_G7/FAN_TACH_7

B33
C33
K31
L31
PCIE11_TXP
PCIE11_TXN
PCIE11_RXP
PCIE11_RXN

AB33
AB35
AA44
AA45
GPP_F10/SCLOCK
GPP_F11/SLOAD
GPP_F13/SDATAOUT0
GPP_F12/SDATAOUT1

B38
C38
D39
E37
PCIE14_TXN/SATA1B_TXN
PCIE14_TXP/SATA1B_TXP
PCIE14_RXN/SATA1B_RXN
PCIE14_RXP/SATA1B_RXP

C36
B36
G35
E35
PCIE13_TXN/SATA0B_TXN
PCIE13_TXP/SATA0B_TXP
PCIE13_RXN/SATA0B_RXN
PCIE13_RXP/SATA0B_RXP

A35
B35
H33
G33
PCIE12_TXP
PCIE12_TXN
PCIE12_RXP
PCIE12_RXN

J45
K44
N38
N39
H44
H43
L39
L37
PCIE20_TXP
PCIE20_TXN
PCIE20_RXP
PCIE20_RXN
PCIE19_TXP
PCIE19_TXN
PCIE19_RXP
PCIE19_RXN

SUNRISE-1-GP

1V_VCCST

R1601
1KR2F-L1-GP



<<< H_THERMTRIP# 6

AROUND PCH

R1602 1
620R2F-GP



PCH_THERMTRIP#

14,24 EC_SCI#
38,89 FW_GPIO

63 PCIE_TX_PCH_P11
63 PCIE_TX_PCH_N11
63 PCIE_RX_PCH_P11
63 PCIE_RX_PCH_N11

MSATA

MSATA

63 PCIE_TX_PCH_P12
63 PCIE_TX_PCH_N12
63 PCIE_RX_PCH_P12
63 PCIE_RX_PCH_N12

PCH_THERMTRIP#
PLTRST#

EC1601
EC1602



<Core Design>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title PCH_PCIE_SATA

Size A4 Document Number

Rayleigh_SLS


Rev

SA

Date: Wednesday, August 12, 2015

Sheet 16 of 105

SSID = PCH




<Core Design>

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			
PCH USB3 CLOCK			
Size A3	Document Number	Rayleigh_SLS	Rev S
Date:	Wednesday, August 12, 2015	Sheet 18 of	105

<http://sualaptop365.edu.vn>

SSID = PCH



<Core Design>

通資創緯

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title	PCH POWER VCCPRIM VCCMPHY
-------	----------------------------------

Size A4	Document Number Rayleigh_SLS	Rev S
------------	--	-----------------


Date: Wednesday, August 12, 2015 Sheet 20 of 105

SSID = PCH


DcpDSW
1x 1uF




VccRTC
1x1 uF 1x0.1 uF




VccRTCPRIM
1x1 uF 1x0.1 uF




DcpRTC
1x 0.1uF




VccMPHYPLL / VccPCIE3PLL
1x1 uF




VccATS
1x1 uF




VccMPHY / VccPRIM / VccAPLLEBB
1x1 uF 1x22 uF



VccDSW
1x 1uF



VccPGPPBCH / VccPGPPEF / VccPGPPG
/ VccPRIM
4x 0.1 uF








Decoupling and Power Connection Requirements for SKL 5/H PCH (DT / A10)
(Sheet 1 of 2)






Voltage Supply	Area	PCH Pins sharing (near rail)	Value	Size	Quant Qty	Placement type (R/joinery / E/Edge)	Place capacitor(s) (near ball(s))
V1_0A	VccMPHY VccPRIM VccAPLLEBB	U21, U23, U25, U26, V26, AC17, V28	1 uF 22 uF	0402 0805	1 1	E (<3 mm) E (<5 mm)	U21
	VccMPHYPLL VccPCIE3PLL	A43, B43, C44, C45	1 uF	0402	1	E (<5 mm)	A43
	VccCLK5	K2, K3	1 uF	0402	1	E (<5 mm)	K2 (Note 1)
	VccCLK (1,2,3,4,6)	N17, R19, U20, V17, R17	-	-	-	-	-
	VccUSB2PLL VccIDAPLL	AJ5, AL5, AN19	-	-	-	-	-
	VccPRIM	AD22	-	-	-	-	-
	VccPRIM	AD15	-	-	-	-	-
	VccPRIM	AJ20, AJ21, AJ23, AJ25	-	-	-	-	-
	VccPRIM	AA23, AA26, AA28, AC23, AC26, AC28, AE23, AE26, Y23, Y25	-	-	-	-	-
	V1_0DS W	DcpDSW	BA29	1 uF	0402	1	E (<5 mm)
V1_8A/ V1_3A	VccPGPPBCH	BC42, BD40	0.1 uF	0402	1	E (<3 mm)	BC42 (Note 1)
	VccPGPPEF	AJ41, AL41	0.1 uF	0402	1	E (<3 mm)	AJ41 (Note 1)
	VccPGPPG	AD41	0.1 uF	0402	1	E (<3 mm)	AD41 (Note 1)
	VccPRIM	AN5	0.1 uF	0402	1	E (<3 mm)	AN5 (Note 1)
	VccPGPPA	BA31	-	-	-	-	-
	VccSPI	BE41, BE42, BE43	-	-	-	-	-
V1_8A/ V1_85/ V1_35	VccPGPPD	BC44, BA45, BC45, BE45	-	-	-	-	-
	VccATS	AD13	1 uF	0402	1	E (<5 mm)	AD13
	VccHDA	BA15	-	-	-	-	-
V1_5A/ V1_8A/ V1_3A	VccRTCPRIM	BA20	1 uF 0.1 uF	0402 0402	1 1	E (<5 mm) E (<3 mm)	BA20
	VccPRIM	BD3, BE3, BE4	-	-	-	-	-
V1_3RTC	VccRTC	BA22	1 uF 0.1 uF	0402 0402	1 1	E (<5 mm) E (<3 mm)	BA22
	VccDSW	W15	1 uF	0401	1	E (<3 mm)	W15 (Note 1)
V3_3DS W	VccDSW	BA24	-	-	-	-	-
PCH Internal VBM	DcpRTC	BA26	0.1 uF	0402	1	E (<5 mm)	BA26

Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
PCH_POWER_CAP1			
Size A4	Document Number		Rev
	Rayleigh_SLS		SA
Date:	Wednesday, August 12, 2015		Sheet 21 of 105

Description	Display Port B Detected	Display Port C Detected	Display Port D Detected	No reboot	Boot BIOS strap bit BBS	Flash descriptor security override	ESPI FLASH SHARING MODE
GPIO	GPP_I6	GPP_I8	GPP_I10	GPP_B18	GPP_B22	HDA_SDO	GPP_H12
Schematic	Pull up at p.71 RN7101 						
High	Detected	Detected	Detected	Enable	LPC	Disable	1: SLAVE ATTACHED FLASH SHARING ESPI FLASH SHARING MODE
Low	Not Detected	Not Detected	Not Detected	Disable	SPI	Enable	0: MASTER ATTACHED FLASH SHARING
	internal pull-down	internal pull-down	internal pull-down	internal pull-down	internal pull-down	internal pull-down	internal pull-down


Description	Top Swap Override	eSPI or LPC	TLS Confidentiality	Reserved	Reserved	Reserved	Reserved	Reserved
GPIO	GPP_B14	GPP_C5	GPP_C2	SPI0_IO3	SPI0_IO2	SPI0_MOSI	SPI0_MISO	GPP_B23 / PCHHOT#
Schematic				 JJ 20150212				
High	Enable	eSPI	Enable					
Low	Disable	LPC	Disable					
	internal pull-down	internal pull-down	internal pull-down	internal pull-up	internal pull-up	internal pull-up	internal pull-up	internal pull-down

[H,S,U,Y] Pull-up Resistors on SPI_IO2 and SPI_IO3 Requirement Update

The current Skylake Platform Design Guide (PDG) states that a 1 K pull-up resistor is required on the **PCH SPI_IO2 and SPI_IO3** signals.

This 1K pull-up resistor is no longer needed on Skylake platform and can be removed from the motherboard. The new guidelines will be updated in a future release of the Skylake PDG.

SSID = PCH




<Core Design>


緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wuj Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			PCH_RSVD_VSS
Size	Document Number	Rayleigh_SLS	
B		Rev	SA
Date:	Wednesday, August 12, 2015	Sheet	23 of 105


SID = KBC



MSR, Inc.	Total revenue	Change revenue	Fixed charges	MS charge	MS Volume
SA	100.0%	0.0%	0.00%	1.00%	no 200%
SA	200.0%	0.0%	2.00%	1.00%	no 200%
SA	300.0%	0.0%	3.00%	1.00%	no 200%
SA	400.0%	0.0%	4.00%	1.00%	no 200%
SA	500.0%	0.0%	5.00%	1.00%	no 200%
SA	600.0%	0.0%	6.00%	1.00%	no 200%
SA	700.0%	0.0%	7.00%	1.00%	no 200%
SA	800.0%	0.0%	8.00%	1.00%	no 200%
SA	900.0%	0.0%	9.00%	1.00%	no 200%
SA	1000.0%	0.0%	10.00%	1.00%	no 200%
SA	1100.0%	0.0%	11.00%	1.00%	no 200%
SA	1200.0%	0.0%	12.00%	1.00%	no 200%
SA	1300.0%	0.0%	13.00%	1.00%	no 200%
SA	1400.0%	0.0%	14.00%	1.00%	no 200%
SA	1500.0%	0.0%	15.00%	1.00%	no 200%
SA	1600.0%	0.0%	16.00%	1.00%	no 200%
SA	1700.0%	0.0%	17.00%	1.00%	no 200%
SA	1800.0%	0.0%	18.00%	1.00%	no 200%
SA	1900.0%	0.0%	19.00%	1.00%	no 200%
SA	2000.0%	0.0%	20.00%	1.00%	no 200%
SA	2100.0%	0.0%	21.00%	1.00%	no 200%
SA	2200.0%	0.0%	22.00%	1.00%	no 200%
SA	2300.0%	0.0%	23.00%	1.00%	no 200%
SA	2400.0%	0.0%	24.00%	1.00%	no 200%
SA	2500.0%	0.0%	25.00%	1.00%	no 200%
SA	2600.0%	0.0%	26.00%	1.00%	no 200%
SA	2700.0%	0.0%	27.00%	1.00%	no 200%
SA	2800.0%	0.0%	28.00%	1.00%	no 200%
SA	2900.0%	0.0%	29.00%	1.00%	no 200%
SA	3000.0%	0.0%	30.00%	1.00%	no 200%
SA	3100.0%	0.0%	31.00%	1.00%	no 200%
SA	3200.0%	0.0%	32.00%	1.00%	no 200%
SA	3300.0%	0.0%	33.00%	1.00%	no 200%
SA	3400.0%	0.0%	34.00%	1.00%	no 200%
SA	3500.0%	0.0%	35.00%	1.00%	no 200%
SA	3600.0%	0.0%	36.00%	1.00%	no 200%
SA	3700.0%	0.0%	37.00%	1.00%	no 200%
SA	3800.0%	0.0%	38.00%	1.00%	no 200%
SA	3900.0%	0.0%	39.00%	1.00%	no 200%
SA	4000.0%	0.0%	40.00%	1.00%	no 200%
SA	4100.0%	0.0%	41.00%	1.00%	no 200%
SA	4200.0%	0.0%	42.00%	1.00%	no 200%
SA	4300.0%	0.0%	43.00%	1.00%	no 200%
SA	4400.0%	0.0%	44.00%	1.00%	no 200%
SA	4500.0%	0.0%	45.00%	1.00%	no 200%
SA	4600.0%	0.0%	46.00%	1.00%	no 200%
SA	4700.0%	0.0%	47.00%	1.00%	no 200%
SA	4800.0%	0.0%	48.00%	1.00%	no 200%
SA	4900.0%	0.0%	49.00%	1.00%	no 200%
SA	5000.0%	0.0%	50.00%	1.00%	no 200%
SA	5100.0%	0.0%	51.00%	1.00%	no 200%
SA	5200.0%	0.0%	52.00%	1.00%	no 200%
SA	5300.0%	0.0%	53.00%	1.00%	no 200%
SA	5400.0%	0.0%	54.00%	1.00%	no 200%
SA	5500.0%	0.0%	55.00%	1.00%	no 200%
SA	5600.0%	0.0%	56.00%	1.00%	no 200%
SA	5700.0%	0.0%	57.00%	1.00%	no 200%
SA	5800.0%	0.0%	58.00%	1.00%	no 200%
SA	5900.0%	0.0%	59.00%	1.00%	no 200%
SA	6000.0%	0.0%	60.00%	1.00%	no 200%
SA	6100.0%	0.0%	61.00%	1.00%	no 200%
SA	6200.0%	0.0%	62.00%	1.00%	no 200%
SA	6300.0%	0.0%	63.00%	1.00%	no 200%
SA	6400.0%	0.0%	64.00%	1.00%	no 200%
SA	6500.0%	0.0%	65.00%	1.00%	no 200%
SA	6600.0%	0.0%	66.00%	1.00%	no 200%
SA	6700.0%	0.0%	67.00%	1.00%	no 200%
SA	6800.0%	0.0%	68.00%	1.00%	no 200%
SA	6900.0%	0.0%	69.00%	1.00%	no 200%
SA	7000.0%	0.0%	70.00%	1.00%	no 200%
SA	7100.0%	0.0%	71.00%	1.00%	no 200%
SA	7200.0%	0.0%	72.00%	1.00%	no 200%
SA	7300.0%	0.0%	73.00%	1.00%	no 200%
SA	7400.0%	0.0%	74.00%	1.00%	no 200%
SA	7500.0%	0.0%	75.00%	1.00%	no 200%
SA	7600.0%	0.0%	76.00%	1.00%	no 200%
SA	7700.0%	0.0%	77.00%	1.00%	no 200%
SA	7800.0%	0.0%	78.00%	1.00%	no 200%
SA	7900.0%	0.0%	79.00%	1.00%	no 200%
SA	8000.0%	0.0%	80.00%	1.00%	no 200%
SA	8100.0%	0.0%	81.00%	1.00%	no 200%
SA	8200.0%	0.0%	82.00%	1.00%	no 200%
SA	8300.0%	0.0%	83.00%	1.00%	no 200%
SA	8400.0%	0.0%	84.00%	1.00%	no 200%
SA	8500.0%	0.0%	85.00%	1.00%	no 200%
SA	8600.0%	0.0%	86.00%	1.00%	no 200%
SA	8700.0%	0.0%	87.00%	1.00%	no 200%
SA	8800.0%	0.0%	88.00%	1.00%	no 200%
SA	8900.0%	0.0%	89.00%	1.00%	no 200%
SA	9000.0%	0.0%	90.00%	1.00%	no 200%
SA	9100.0%	0.0%	91.00%	1.00%	no 200%
SA	9200.0%	0.0%	92.00%	1.00%	no 200%
SA	9300.0%	0.0%	93.00%	1.00%	no 200%
SA	9400.0%	0.0%	94.00%	1.00%	no 200%
SA	9500.0%	0.0%	95.00%	1.00%	no 200%
SA	9600.0%	0.0%	96.00%	1.00%	no 200%
SA	9700.0%	0.0%	97.00%	1.00%	no 200%
SA	9800.0%	0.0%	98.00%	1.00%	no 200%
SA	9900.0%	0.0%	99.00%	1.00%	no 200%
SA	10000.0%	0.0%	100.00%	1.00%	no 200%




Model #	Full-Load Register	Full-load Register	Typical Voltage
Range3-SL 1300	100.0 K	10.0 K	3.000 V
Range3-SL 3450	100.0 K	20.0 K	2.750 V
Range3-SL 3600	100.0 K	33.0 K	2.481 V
Range3-SL 3600	100.0 K	47.0 K	2.265 V
Range3-SL 5400	100.0 K	54.0 K	2.001 V
Range3-SL 5500	100.0 K	78.8 K	1.967 V
Range3-SL 5600	100.0 K	100.0 K	1.850 V
Reserved for project use	100.0 K	143.0 K	1.358 V
Reserved for project use	100.0 K	174.0 K	1.204 V
Reserved for project use	100.0 K	215.0 K	1.048 V



Age Group	Polymers Used	Forming Regime	Typical Viscosity	Shear Modulus	Shear Modulus (GPa)
25%	NA	NA	0.300 v	0.100 v	0.100 v
50%	100.0 v	NA	0.400 v	0.150 v	0.150 v
75%	100.0 v	100.0 v	0.500 v	0.200 v	0.200 v
100%	20.0 v	100.0 v	0.500 v	0.200 v	0.200 v
125%	30.0 v	100.0 v	0.700 v	0.250 v	0.250 v
150%	40.0 v	100.0 v	0.800 v	0.300 v	0.300 v
175%	50.0 v	100.0 v	0.900 v	0.350 v	0.350 v
200%	60.0 v	100.0 v	1.000 v	0.400 v	0.400 v
225%	70.0 v	100.0 v	1.100 v	0.450 v	0.450 v
250%	80.0 v	100.0 v	1.200 v	0.500 v	0.500 v

SSID = Flash.ROM **SPI FLASH ROM (8M byte) for PCH**

SSID = Flash.ROM **SPI FLASH ROM (8M byte) for PCH**



SPI FLASH ROM (8M byte) for PCH

SPI ROM Equal length need to less than 500mil
SPI FLASH ROM (8M byte)

```
1st= 072.25647.000D (MXIC MX25L6473FM2I-08G)
2nd= 72.25Q64.K01 (WINBOND W25Q64FVSSIQ)
3th= 072.25Q64.0F01 (MICRON N25Q064A13ESED0F)
```

ENG 0416

Main Func = RTC

RTC BATTERY

1st= 23.22065.001

2nd= 23.20068.001





Figure 28-2. External Circuitry for the PCH RTC - Option 1



<Core Design>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Flash(KBC+PCH)/RTC

Size

Document Number	
-----------------	--

Rayleigh_SLS

Date: Wednesday, August 12, 2015

Sheet

25

Rev

Rev
S

	S
--	----------

<http://sualaptop365.edu.vn>


SSID = Thermal

ADB (Active Dusting Blower) function






AFTP TESTPOINT

FAN_TACH1_C >>> FAN_TACH1_C 89
FAN_TACH2_C >>> FAN_TACH2_C 89




Layout 15 mil




Layout 15 mil






FOR CPU T8



FOR SYSTEM



T8 = 85 degree
EMI Reserved




<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsinchu, Taiwan, R.O.C.

File	Thermal T8 and FAN	Rev	SA
Size	Document Number		
Custom	Rayleigh SLS		
Date	Wednesday, August 12, 2015	Sheet	26 of 105


<http://sualaptop365.edu.vn>

SSID = AUDIO



«Core Design»


緯創資通 Wistron Corporation 21F, 88, Sec. 1, Hsin Yu Wu Rd., Huchih, Taipei Hsien 221, Taiwan, R.O.C.	
Audio Codec ALC255	
Doc Customer Document Number	Rev SA
Rayleigh SLS	
Date: Wednesday, August 12, 2015	Sheet 27 of 105



Reserve for input attenuation
to have optimized output power
2Watt

Output Gain Table

R1	R2	R3	R4	Gain (Differential)
NC	NC	0	0	11dB
0	NC	NC	0	14dB
NC	0	0	NC	19dB
0	0	NC	NC	25dB




<Core Design>

<p>緯創資通 Wistron Corporation</p> <p>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</p>	
<p>Title (Reserved)</p>	
<p>Size A4</p>	<p>Document Number</p>
<p>Date: Monday, September 07, 2015</p>	
<p>Sheet 28 of 105</p>	
<p>Rev SA</p>	


SSID = AUDIO

Speaker





PD JJ 0625

Layout Note:
Trace width=40mil



0513-SC Anthony



AFTP TESTPOINT

<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title			Speaker/ALC255	
Size	Document Number		Rev	
A4	Rayleigh SLS		SA	
Date:	Wednesday, August 12, 2015		Sheet	29 of 105

	5	4	3	2	1
D					D
C					C
B					B
A					A
	5	4	3	2	1

<Core Design>

<div> <div>緯創資通</div> <div> Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C. </div> </div>	
<div> <div>Title</div> <div>(Reserved)</div> </div>	
<div> <div>Size</div> <div>A</div> </div>	<div> <div>Document Number</div> <div>Rayleigh_SLS</div> </div>
<div> <div>Date:</div> <div>Wednesday, August 12, 2015</div> </div>	<div> <div>Rev</div> <div>SA</div> </div>
<div> <div>Sheet</div> <div>30</div> </div>	<div> <div>of</div> <div>105</div> </div>

SSID = LAN




<Core Design>


緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		
RJ45+Transformer		
Size	Document Number	Rev
B	Rayleigh SLS	SA
Date:	Wednesday, August 12, 2015	Sheet 32 of 105

Low Active 2A













AFTP TESTPOINT



USB 3.0 Connector Pin definition

1	POWER
2	USB 2.0 D-
3	USB 2.0 D+
4	GND
5	StdA_SSRX- SuperSpeed RX
6	StdA_SSRX+ SuperSpeed RX
7	GND
8	StdA_SSTX- SuperSpeed TX
9	StdA_SSTX+ SuperSpeed TX



<http://sualaptop365.edu.vn>


<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **USB3.0 CONN**

Size: A3 Document Number: **Rayleigh SLS** Rev: SA

Date: Wednesday, August 12, 2015 Sheet: 35 of 105



ENG 0413 Change

Table 2. Truth Table

CTL1	CTL2	CTL3	ILIM_SEL	MODE	Current Limit Setting	Status Output	Notice
0	0	0	0	Discharge	NA	OFF	OUT held low
0	0	0	1	Discharge	NA	OFF	
0	0	1	0	DCP_Auto	ILIM_HI	OFF	Data lines disconnected
0	0	1	1	DCP_Auto	ILIM_HI	DCP	Data lines disconnected Load Detect function active
0	1	0	0	SDP1	ILIM_LO	OFF	Data lines connected
0	1	0	1	SDP1	ILIM_HI	OFF	Data lines disconnected
0	1	1	0	DCP_Auto	ILIM_LO	OFF	
0	1	1	1	DCP_Auto	ILIM_HI	DCP	
1	0	0	0	DCP_Shorted	ILIM_LO	OFF	Device forced to stay in DCP BC1.2
1	0	0	1	DCP_Shorted	ILIM_HI	OFF	Charging mode
1	0	1	0	DCP/Divider1	ILIM_LO	OFF	Device forced to stay in DCP divider1 Charging mode
1	0	1	1	DCP/Divider1	ILIM_HI	OFF	
1	1	0	0	SDP1	ILIM_LO	OFF	Data lines connected
1	1	0	1	SDP1	ILIM_HI	OFF	
1	1	1	0	SDP2	ILIM_LO	OFF	
1	1	1	1	CDP	ILIM_HI	CDP	Data lines disconnected Load Detect function active

<Core Design>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title

USB CHARGER

Size B

Document Number

Rev



Rayleigh

SLS



SA

Date: Wednesday, August 12, 2015Sheet 36 of 105



Power Sequence








ANNIE Run Power



JJ 20150305








AFTP TESTPOINT

89	BI	BI
89	BAT_IN#_1	BAT_IN#_1
89	BAT_SCL_1	BAT_SCL_1
89	BAT_SDA_1	BAT_SDA_1

ANNIE solution
Adaptor in to generate DCBATOUT




Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission







<Core Design>


緯創資通 Wistron Corporation		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title	DC IN / BATT Conn	
Size A3	Document Number	Rev SA
Date: Wednesday, August 12, 2015	Sheet 43	of 105


SSID = Charger




Adaptor			Protect	Sense	Amplifier		R1	R2
Watt	Current	Persent	Current	Resistor	Ratio	IADP	PR4407	PR440
135.00 W	6.92 A	102%	7.06 A	10 m Ohm	40	2.62 V	137 K	100 K
120.00 W	6.15 A	102%	6.28 A	10 m Ohm	40	2.51 V	110 K	100 K
90.00 W	4.02 A	102%	4.71 A	10 m Ohm	40	1.00 V	50 K	100 K










1D5V_S0






17,24,40,71 PM_SLP_S3# >>>-


Enable
EN_Logic-High = 1.4V
EN_Logic-Low = 0.8V



$$\begin{aligned} PD &= (V_{in} - V_{out}) \times I_{out} \\ &= (3.3 - 1.5) \times 0.3A = 0.54W \\ PD \text{ de-rating}(\%) &= 0.54W / 1.33W = 40.6\% \end{aligned}$$



Vout Setting

$$\begin{aligned} V_{out} &= 0.8 * (1 + R1/R2) \\ &= 0.8 * (1 + 8K87 / 10K) \\ &= 1.5096V \end{aligned}$$


<Core Design>

緯創資通


Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title	RT9025_1D5V
-------	--------------------



Size A3	Document Number Rayleigh SLS
------------	--

Rev
SA

Date: Wednesday, August 12, 2015 Sheet 53 of 105



AFTP TESTPOINT	
>>> eDP_HPD_CON	89
>>> eDP_AUX_CON_P	89
>>> eDP_AUX_CON_N	89
>>> eDP_TX_CON_P0	89
>>> eDP_TX_CON_N0	89
>>> eDP_TX_CON_P1	89
>>> eDP_TX_CON_N1	89
>>> eDP_TX_CON_P2	89
>>> eDP_TX_CON_N2	89
>>> eDP_TX_CON_P3	89
>>> eDP_TX_CON_N3	89
>>> TOUCH_DET_R	89
>>> TOUCH_S_RST#_R	89
>>> USB_CON_PN8	89
>>> USB_CON_PP8	89
>>> eDP_BLEN_CON	89
>>> eDP_BLCtrl_CON	89
>>> Ts_S0	89
>>> TOUCH_INT#	14,89



EN	26	1	Device Enable. This input incorporates an internal pullup of 20KΩ.
----	----	---	--



HDMI Level Shifter & CONNECTOR



```

71 TBT_HDMI_DDC_CLK << >>-
71 TBT_HDMI_DDC_DATA << >>-

```





SSID = SATA

AFTP TESTPOINT

89 SATA_TX_HDD_P2 >>> _____
89 SATA_TX_HDD_N2 >>> _____
89 SATA_RX_HDD_N2 <<< _____
89 SATA_RX_HDD_P2 <<< _____

SATA HDD Connector



AC coupling caps near connector < 100 mils

Wistron Confidential document, Anyone can not
Duplicate, Modify, Forward or any other purpose
without get Wistron permission
<Core Design>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

HDD/ODD

Size
A4

Document Number

Rayleigh SLS


Rev
SA

Date: Wednesday, August 12, 2015

Sheet 60 of 105

SSID = Wireless/ Wigig

NGFF Connector (802.11a/b/g/n)



<Core Design>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Mini card-WLAN

Size
B

Document Number

Rayleigh SLS

Rev
SA

Date: Wednesday, August 12, 2015

Sheet 61 of 106

Mini Card Connector (NGFF m-SATA)




Table 34-5. SATA / PCI Express* Gen 2 and Gen 3 Capacitor Values

Condition	PCI Express* Gen 2 Only	PCI Express* Gen 3 Only	SATA Only	PCI Express* Gen 2/ SATA	PCI Express* Gen 3/ SATA
Processor Tx	100 nF	220 nF	10 nF	100 nF	220 nF
Processor Rx	None	None	10 nF ²	None	None ³

Notes:

- Design Constraint: For PCIe only application, please refer to the PCIe guidelines for details.
- Design Constraint: For SATA only application, both Tx and Rx channels need to have 10 nF capacitors on the motherboard. This option supports all SATA devices. However, the 10 nF capacitor on Rx can be removed if DC coupled ODDs / devices are NOT used.
- Design Constraint: For PCIe* Gen 2 / SATA multiplexed configuration, motherboard Tx requires a 100 nF AC capacitor and NO AC capacitor is required for motherboard Rx channel. **This option DOES NOT support DC coupled ODDs / Devices.**
- Design Constraint: For PCIe* Gen 3 / SATA multiplexed configuration, motherboard Tx requires a 220 nF AC capacitor and NO AC capacitor is required for motherboard Rx channel. **This option DOES NOT support DC coupled ODDs / Devices.**
- Design Constraints, Required: Refer to the [Chapter 3, "General Differential Design Guidelines"](#) along with the additional guidelines in this section for all design optimization guidelines.

Table 48. Socket 3 SSD Pin-Out (Mechanical Key M) On Platform

74	PLC	PLC
75	PLC	PLC
76	PLC	PLC
77	PLC	PLC
78	PLC	PLC
79	PLC	PLC
80	PLC	PLC
81	PLC	PLC
82	PLC	PLC
83	PLC	PLC
84	PLC	PLC
85	PLC	PLC
86	PLC	PLC
87	PLC	PLC
88	PLC	PLC
89	PLC	PLC
90	PLC	PLC
91	PLC	PLC
92	PLC	PLC
93	PLC	PLC
94	PLC	PLC
95	PLC	PLC
96	PLC	PLC
97	PLC	PLC
98	PLC	PLC
99	PLC	PLC
100	PLC	PLC
101	PLC	PLC
102	PLC	PLC
103	PLC	PLC
104	PLC	PLC
105	PLC	PLC
106	PLC	PLC
107	PLC	PLC
108	PLC	PLC
109	PLC	PLC
110	PLC	PLC
111	PLC	PLC
112	PLC	PLC
113	PLC	PLC
114	PLC	PLC
115	PLC	PLC
116	PLC	PLC
117	PLC	PLC
118	PLC	PLC
119	PLC	PLC
120	PLC	PLC
121	PLC	PLC
122	PLC	PLC
123	PLC	PLC
124	PLC	PLC
125	PLC	PLC
126	PLC	PLC
127	PLC	PLC
128	PLC	PLC
129	PLC	PLC
130	PLC	PLC
131	PLC	PLC
132	PLC	PLC
133	PLC	PLC
134	PLC	PLC
135	PLC	PLC
136	PLC	PLC
137	PLC	PLC
138	PLC	PLC
139	PLC	PLC
140	PLC	PLC
141	PLC	PLC
142	PLC	PLC
143	PLC	PLC
144	PLC	PLC
145	PLC	PLC
146	PLC	PLC
147	PLC	PLC
148	PLC	PLC
149	PLC	PLC
150	PLC	PLC
151	PLC	PLC
152	PLC	PLC
153	PLC	PLC
154	PLC	PLC
155	PLC	PLC
156	PLC	PLC
157	PLC	PLC
158	PLC	PLC
159	PLC	PLC
160	PLC	PLC
161	PLC	PLC
162	PLC	PLC
163	PLC	PLC
164	PLC	PLC
165	PLC	PLC
166	PLC	PLC
167	PLC	PLC
168	PLC	PLC
169	PLC	PLC
170	PLC	PLC
171	PLC	PLC
172	PLC	PLC
173	PLC	PLC
174	PLC	PLC
175	PLC	PLC
176	PLC	PLC
177	PLC	PLC
178	PLC	PLC
179	PLC	PLC
180	PLC	PLC
181	PLC	PLC
182	PLC	PLC
183	PLC	PLC
184	PLC	PLC
185	PLC	PLC
186	PLC	PLC
187	PLC	PLC
188	PLC	PLC
189	PLC	PLC
190	PLC	PLC
191	PLC	PLC
192	PLC	PLC
193	PLC	PLC
194	PLC	PLC
195	PLC	PLC
196	PLC	PLC
197	PLC	PLC
198	PLC	PLC
199	PLC	PLC
200	PLC	PLC
201	PLC	PLC
202	PLC	PLC

<Core Design>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

SSD-NGFFSize
A3

Document Number

Rayleigh SLS	Rev SA
--------------	-----------


Date: Wednesday, August 12, 2015

Sheet 63 of 105

<http://sualaptop365.edu.vn>

SSID = User.Interface

EMI Reserved




ENG 0422

AFTP TESTPOINT

89 LB_PWM_LED1 >>> _____
89 LB_PWM_LED2 >>> _____

Power Button



LAB

<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			LED Bard/Power Button	
Size	Document Number		Rev	
A4	Rayleigh SLS		SA	
Date:	Tuesday, September 08, 2015		Sheet 64	of 105

<http://sualaptop365.edu.vn>

I2C Addr. = 0X2C (Synaptics)



```


_____>>>EC_TP_CLK_C 89
_____>>>EC_TP_DATA_C 89
_____>>>I2C1_DATA_TP 89
_____>>>I2C1_CLK_TP 89
_____>>>TP_IN#_R 89
_____>>>TP_LID_CLOSE# 89

```


KB1 020.K0173.0028
2nd = 020 K0174 0028



PIN NUMBER



AFTP TEST POINT




<Core Design:

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Size	Document Number
------	-----------------

Customer:	Rayleigh SLS			S
Date:	Wednesday, August 12, 2015	Sheet	65	of 105



Low Active 2A
RDSon = 80mΩ (Typ)

U6601
SY6288DAAC-GP
074.06288.009B
2nd = 074.00524.0C9F
3rd = 074.02822.009F

ENG 0410 Change

AFTP TESTPOINT

89 USB_CON_PN10 >>> _____
 89 USB_CON_PP10 >>> _____
 89 USB_CON_PN6 >>> _____
 89 USB_CON_PP6 >>> _____

<Core Design>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title

IO Board Connector

Size
 A4


Document Number

Rayleigh_SLS

Rev
SA

Date: Wednesday, August 12, 2015

Sheet 66 of 105



AFTP TESTPOINT

89 LID_CLOSE#_1 <<<

<Core Design>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Hall Sensor

Size
A

Document Number

Rayleigh_SLS

Rev


SA

Date: Wednesday, August 12, 2015

Sheet 67

of

105



<Core Design>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Debug connector

Size
A

Document Number

Rayleigh_SLS

Rev

SA

Date: Wednesday, August 12, 2015

Sheet 68

of

105



```
SSID = User.Interface
```

G Sensor

Note

- no via, trace, under the sensor (keep out area around 2mm)
- stay away from the screw hole or metal shield soldering joints
- design PCB pad based on our sensor LGA pad size (add 0.1mm)
- solder stencil opening to 90% of the PCB pad size
- mount the sensor near the center of mass of the NB as possible as you can

CHECK WITH MICK



```
SDO="H"; address="3Ah"  
*SDO="L"; address="38h"
```

```
*CS="H"; mode="I2C"  
CS="L"; mode="SPI"
```

<Core Design>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title **G-SENSOR**

Size A3	Document Number Rayleigh SLS
------------	--


Rev
SA





Date: Wednesday, August 12, 2015


Sheet 69 of 105













Memory Type	FBVDD/ FBVDDQ	Memory Density	Vendor	Manufacturer Part Number	Die Revision	Strap	Memory Speed CK Grade(MHz)	Memory Data Code Minimum	Status
GDDR5	1.35V/ 1.35V	128Mx16	Hynix	H5GC2H248FR-T2C	B-die	0x1	2500	1347	Production ready
			Micron	EDW2032B8BG-6A-F	B-die	0x5	2500	N/A	Production ready
			Samsung	K4G03225FD-FC03	D-die	0x0	2600	N/A	Production ready
			Micron	EDW4032B8BG-60-F	A-die	0x4	2500	N/A	Production ready
			Samsung	K4G41325FC-HC03	C-die	0x3	2500	N/A	Production ready
			Hynix	H5GC4H24MFR-T2C	M-die	0x2	2500	N/A	Production ready
		256Mx16	Hynix	H5GC4H24AJR-T2C	A-die	0x6	2500	N/A	Post production ready
			Micron	EDW4032B8BG-60-F	A-die	0x4	2500	N/A	Production ready
			Samsung	K4G41325FC-HC03	C-die	0x3	2500	N/A	Production ready
			Hynix	H5GC4H24MFR-T2C	M-die	0x2	2500	N/A	Production ready
			Hynix	H5GC4H24AJR-T2C	A-die	0x6	2500	N/A	Post production ready
			256Mx32	Samsung	K4G80325FB-HC03	B-die	0x8	1500	N/A
Micron ²	MT51J256M32MH-60:A	A-die		0x9	2500	N/A	Post production candidate		

File			
GPU GPIO/STRAP			
Size	Document Number		Rev
Customs	Rayleigh SLS		SA
Date:	W40000007, 10/01/12, 2012	Sheet	95 of 108


1V_VGACORE_S0




VGA1E 5 OF 17



VGA1G 7 OF 17




VGA1I 9 OF 17




N15P-GT-A2-GP
071.0N15P.000U
Muxless

VGA1H 8 OF 17





N15P-GT-A2-GP
071.0N15P.000U
Muxless



VGA1F 6 OF 17

N15P-GT-A2-GP
071.0N15P.000U
Muxless



4.7uF (X6S)	15
1uF (X6S)	8
22uF (X5R)	7
4.7uF (X5R)	5
330uF (POS)	1



<http://sualaptop365.edu.vn>

<Core Design>








緯創資通 Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien Z21, Taiwan, R.O.C.






Title GPU_POWER/GND (5/5)			Rev SA
Size Custom	Document Number	Rayleigh SLS	
Date: Wednesday, August 12, 2015	Sheet 80	of 105	

FB CMD mapping Mode H -N15P-GX GDDR5



Title				VRAM 1,2 (1/4)			
Size	Custom	Document Number	Rayleigh_SLS				Rev
							SA
Date:	Wednesday, August 12, 2015		Sheet	81	of	105	






EDP-Peak : 87A

The schematic diagram illustrates the connection between the PWR_VGA_CORE_UGATE1_R, PWR_VGA_CORE_PHASE1, and PWR_VGA_CORE_LGATE1 signals and the Muxless board. The Muxless board is shown with its internal components, including a 19V_DCBATOUT supply, a 100nF capacitor, and a 100k resistor. The Muxless board is labeled with 'Muxless' and 'Muxless Muxless'.

Key components and connections include:

- 19V_DCBATOUT**: A 19V supply connected to the Muxless board.
- 100nF**: A capacitor connected to the Muxless board.
- 100k**: A resistor connected to the Muxless board.
- Muxless**: The main component being tested, with pins 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100.

The diagram also shows the connection of the PWR_VGA_CORE_UGATE1_R, PWR_VGA_CORE_PHASE1, and PWR_VGA_CORE_LGATE1 signals to the Muxless board. The PWR_VGA_CORE_UGATE1_R signal is connected to pin 1, PWR_VGA_CORE_PHASE1 to pin 2, and PWR_VGA_CORE_LGATE1 to pin 3. The Muxless board is labeled with 'Muxless' and 'Muxless Muxless'.




Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd, Hsichih


Title			
VGA Power B			
Size	Document Number	Rev	
Custom	Rayleigh SLS	S	
Date:	Wednesday, August 12, 2015	Sheet	85 of 106

<http://sualaptop365.edu.vn>


1D35V_VGA_S0




1D05V_VGA_S0



3D3V_VGA_S0



<http://sualaptop365.edu.vn>



<Core Design>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Discharge

Size
A

Document Number

Rayleigh_SLS

Rev






SA


Date: Monday, September 07, 2015

Sheet 87

of

105





<Core Design>

緯創資通


Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title **TPM/NPCT650**


Size A4	Document Number Rayleigh SLS	Rev SA
------------	--	------------------

Date: Wednesday, August 12, 2015 Sheet 91 of 105

3D3V_S0




15 USB_PCH_PP11
15 USB_PCH_PN11



PD JJ 0625

USB_PCH_R_PP11
USB_PCH_R_PN11



ACES-CON6-21-GP
20.K0473.006
2nd = 20.K0392.006

0513-SC Anthony

<Core Design>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Finger Print

Size
A

Document Number

Rayleigh_SLS


Rev

SA

Date: Monday, September 07, 2015

Sheet 92 of



105




<Core Design>

<div>緯創資通</div>		<div>Wistron Corporation</div>	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
CPU_XDP			
Size	Document Number		Rev
A	Rayleigh_SLS		SA
Date:	Wednesday, August 12, 2015	Sheet	99 of 105


Intel-Power Up Sequence



SKYLAKE H POWER UP SEQUENCE DIAGRAM



<http://sualaptop365.edu.vn>



<Core Design>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Power Block Diagram

Size

Document Number

Rayleigh_SLS

Rev

SA


Date: Wednesday, August 12, 2015

Sheet 103


of

105


PCH SMBus Block Diagram




KBC SMBus Block Diagram



Thermal Block Diagram



Audio Block Diagram



<Core Design>

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title Thermal /AUDIO Block Diagram	
Size Custom	Document Number EA40 HU ULT
Date: Wednesday, August 12, 2015	Sheet 105 of 105
Rev SA	